



# **Dual N-Channel 100-V (D-S) MOSFET**

| PRODUCT SUMMARY     |                                  |     |  |  |
|---------------------|----------------------------------|-----|--|--|
| V <sub>DS</sub> (V) | $r_{DS(on)}(\Omega)$ $I_{D}$     |     |  |  |
| 100                 | 0.049 at $V_{GS} = 10 \text{ V}$ | 5.9 |  |  |
|                     | 0.060 at V <sub>GS</sub> = 6 V   | 5.5 |  |  |

#### **FEATURES**


- TrenchFET® Power MOSFET
- New Low Thermal Resistance PowerPAK® Package
- · Dual MOSFET for Space Savings



RoHS\*


#### **APPLICATIONS**


- · Synchronous Buck Shoot-Through Resistant
- · Optimized for Primary Side Switch



Ordering Information: Si7942DP-T1

Si7942DP-T1—E3 (Lead (Pb)-free)





| ABSOLUTE MAXIMUM RATINGS  | 1A - 25 O, unio        |                                   |                    |      |    |  |
|---|------------------------|-----------------------------------|--------------------|------|----|--|
| Parameter   | Symbol                 | 10 secs                           | Steady State       | Unit |    |  |
| Drain-Source Voltage  |                        | V <sub>DS</sub>                   | 100                |      | V  |  |
| Gate-Source Voltage   |                        | $V_{GS}$                          | ± 20               |      | V  |  |
| Continuous Drain Current /T 150 °C\8                            | T <sub>A</sub> = 25 °C | I_                                | 5.9                | 3.8  |    |  |
| Continuous Drain Current (T <sub>J</sub> = 150 °C) <sup>a</sup> | T <sub>A</sub> = 70 °C | ID                                | 4.7                | 3.0  |    |  |
| Pulsed Drain Current  |                        | I <sub>DM</sub>                   | 20                 |      | Α  |  |
| Continuous Source Current (Diode Conduction) <sup>a</sup>       |                        | I <sub>S</sub>                    | 2.9                | 1.2  |    |  |
| Single Avalanche Current  | L = 0.1 mH             | I <sub>AS</sub>                   | 20                 |      |    |  |
| Single Avalanche Energy   |                        | E <sub>AS</sub>                   |                    | 20   |    |  |
| Maniana Banas Birata di ad                                      | T <sub>A</sub> = 25 °C | P <sub>D</sub>                    | 3.5                | 1.4  | W  |  |
| Maximum Power Dissipation <sup>a</sup>                          | T <sub>A</sub> = 70 °C | ' D                               | 2.2                | 0.9  | VV |  |
| Operating Junction and Storage Temperature Range                |                        | T <sub>J</sub> , T <sub>stg</sub> | - 55 to 150<br>260 |      | °C |  |
| Soldering Recommendations (Peak Temperature)b,c                 |                        |                                   |                    |      |    |  |

| THERMAL RESISTANCE RATINGS               |              |                   |         |         |      |
|--|--------------|-------------------|---------|---------|------|
| Parameter                                |              | Symbol            | Typical | Maximum | Unit |
| Marrian and Lucation to Amelianta        | t ≤ 10 sec   | R <sub>thJA</sub> | 26      | 35      | °C/W |
| Maximum Junction-to-Ambient <sup>a</sup> | Steady State |                   | 60      | 85      |      |
| Maximum Junction-to-Case (Drain)         | Steady State | $R_{thJC}$        | 2.2     | 2.7     |      |

#### Notes

a. Surface Mounted on 1" x 1" FR4 Board.

c. Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.

b. See Solder Profile (http://www.vishay.com/ppg?73257). The PowerPAK SO-8 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.

<sup>\*</sup> Pb containing terminations are not RoHS compliant, exemptions may apply.

# Vishay Siliconix





| <b>SPECIFICATIONS</b> $T_J = 25$ °C, unless otherwise noted |                     |  |     |       |       |      |  |
|---|---------------------|--|-----|-------|-------|------|--|
| Parameter   | Symbol              | Test Condition   | Min | Тур   | Max   | Unit |  |
| Static  |                     |  |     |       |       |      |  |
| Gate Threshold Voltage                                      | V <sub>GS(th)</sub> | $V_{GS(th)}$ $V_{DS} = V_{GS}$ , $I_D = 250 \mu A$                     |     |       | 4.0   | V    |  |
| Gate-Body Leakage   | I <sub>GSS</sub>    | $V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$                      |     |       | ± 100 | nA   |  |
| Zava Cata Valtaga Dvain Current                             | I <sub>DSS</sub>    | V <sub>DS</sub> = 100 V, V <sub>GS</sub> = 0 V                         | /   |       | 1     |      |  |
| Zero Gate Voltage Drain Current                             |                     | V <sub>DS</sub> = 100 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 55 °C |     |       | 5     | - μΑ |  |
| On-State Drain Current <sup>a</sup>                         | I <sub>D(on)</sub>  | $V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$                        | 20  |       |       | Α    |  |
|   | _                   | $V_{GS} = 10 \text{ V}, I_D = 5.9 \text{ A}$                           |     | 0.041 | 0.049 | 0    |  |
| Drain-Source On-State Resistance <sup>a</sup>               | r <sub>DS(on)</sub> | $V_{GS} = 6 \text{ V}, I_D = 5.5 \text{ A}$                            |     | 0.048 | 0.060 | Ω    |  |
| Forward Transconductance <sup>a</sup>                       | 9 <sub>fs</sub>     | $V_{DS} = 15 \text{ V}, I_{D} = 5.9 \text{ A}$                         |     | 14    |       | S    |  |
| Diode Forward Voltage <sup>a</sup>                          | $V_{SD}$            | $I_S = 2.9 \text{ A}, V_{GS} = 0 \text{ V}$                            |     | 0.77  | 1.2   | V    |  |
| Dynamic <sup>b</sup>  | •                   |  | •   | •     | •     |      |  |
| Total Gate Charge   | $Q_g$               |  |     | 16    | 24    |      |  |
| Gate-Source Charge  | Q <sub>gs</sub>     | $V_{DS} = 50 \text{ V}, V_{GS} = 10 \text{ V}, I_{D} = 5.9 \text{ A}$  |     | 3.8   |       | nC   |  |
| Gate-Drain Charge   | Q <sub>gd</sub>     |  |     | 5.5   |       | 1    |  |
| Gate Resistance   | $R_g$               |  |     | 2.2   |       | Ω    |  |
| Turn-On Delay Time  | t <sub>d(on)</sub>  |  |     | 15    | 25    |      |  |
| Rise Time   | t <sub>r</sub>      | $V_{DD}$ = 50 V, $R_L$ = 50 $\Omega$                                   |     | 15    | 25    |      |  |
| Turn-Off Delay Time   | t <sub>d(off)</sub> | $I_D\cong$ 1 A, $V_{GEN}$ = 10 V, $R_G$ = 6 $\Omega$                   |     | 35    | 55    | ns   |  |
| Fall Time   | t <sub>f</sub>      |  |     | 20    | 30    |      |  |
| Source-Drain Reverse Recovery Time                          | t <sub>rr</sub>     | I <sub>F</sub> = 2.9 A, di/dt = 100 A/μs                               |     | 50    | 75    |      |  |

- Notes a. Pulse test; pulse width  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2 %. b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### TYPICAL CHARACTERISTICS 25 °C, unless noted














#### TYPICAL CHARACTERISTICS 25 °C, unless noted




**On-Resistance vs. Drain Current** 






1500 1200 C - Capacitance (pF)  $C_{iss}$ 900 600 300 0 10 20 30 40 50 60 70 8(

V<sub>DS</sub> - Drain-to-Source Voltage (V) **Capacitance** 



**On-Resistance vs. Junction Temperature** 





On-Resistance vs. Gate-to-Source Voltage


## Vishay Siliconix

# VISHAY.


#### TYPICAL CHARACTERISTICS 25 °C, unless noted








Safe Operating Area, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Ambient



### TYPICAL CHARACTERISTICS 25 °C, unless noted



Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="http://www.vishay.com/ppg?72118">http://www.vishay.com/ppg?72118</a>.



Vishay

### **Disclaimer**

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Revision: 18-Jul-08

Document Number: 91000 www.vishay.com